“Дело VHDL” Ответ

Дело VHDL

case SEL is
  when "01" =>   Z <= A;
  when "10" =>   Z <= B;
  when others => Z <= 'X';
end case;